Email to: [email protected] for more information.

Do visit www.facebook.com/search.personnel and https://www.instagram.com/search.personnel for more job listings and career tips!

***We do not charge our candidates any referral fee nor bind them with any contract.***

Abby Pang

Deputy Consulting Director (APAC)

Reg no.: R2093867

EA No: 13C6684

Thank you for your interest in this position. Our shortlisting period is 3 working days. Only shortlisted candidates will be contacted for further consideration.

If you do not receive communication from us within this timeframe, it's likely that your application has not been shortlisted by our client. In such cases, we recommend that you continue your job search to maximize your opportunities. We wish you all the best and should we have any suitable roles that match your experiences/ qualifications/ preferences, we will reach out to you.

About Us

Our Febreze, Home Care organization is looking for an experienced product design candidate to join our Air Care Membrane platform team, curious to lead the technology development and define Febreze's new S-curve. This is an exciting role for a Product Design Senior Scientist who is passionate about growing the Air Care business.

In this role, you will be a critical team player and partner for Global Febreze team to lead the product design and development of Membrane (Continuous Non Energized) Platform to enable Febreze's vision to cross $2Billion. Together we will define the Febreze's Innovation Master Plan across all consumer jobs to be done.

Your team

Located at the P&G Singapore Innovation Center, you will be part of Air Care Product Design team in Fabric and Home care sector. You will have the opportunity to work with multi-functional teams and engage with both internal and external partners.

Key Responsibilities

• Responsible for introducing fundamentally new technologies, formulations, materials & processes, developing complex technical solutions for meeting consumer propositions.
• Responsible for Technical Project Management, IP strategy, leading Technical readiness assessment, co-creating and influencing the strategic direction of the research work to be done
• Prtnering with other P&G Innovation centers to bring new ideas to life and make a global impact.
• Coaching Researchers and Lab technician of the group in development and delivery of innovation

Qualifications

• Masters degree in Science or Engineering
• 8+ years experience in Product Design/Development and Formulation in FMCG industry
• Able to Lead global programs with excellent cross functional collaboration and project management skills
• Strong technical mastery and a high level of technical and consumer curiosity.
• Ability to build a strong relationship and network both with the R&D and the multifunctional teams.
• Ability to drive analysis and conclusions of technical and consumer work both via written and oral communication.
• High agility and ability to Embrace Change, as midstream work can be both uncertain and shift in priority according to new learning and overall business priorities.
• Leadership and a Passion for Winning by driving projects to success. The candidate should be comfortable with a degree of ownership and independence to lead by example, executing with excellence and using influencing skills to engage both the R&D and the multifunctional team

About us

We produce globally recognized brands and we grow the best business leaders in the industry. With a portfolio of trusted brands as diverse as ours, it is paramount our leaders are able to lead with courage the vast array of brands, categories and functions. We serve consumers around the world with one of the strongest portfolios of trusted, quality, leadership brands, including Always®, Ariel®, Gillette®, Head & Shoulders®, Herbal Essences®, Oral-B®, Pampers®, Pantene®, Tampax® and more. Our community includes operations in approximately 70 countries worldwide.

Visit http://www.pg.com to know more.

Our consumers are diverse and our talents - internally - mirror this diversity to best serve it. That is why we’re committed to building a winning culture based on Inclusion and our ideal candidate is passionate about the same principle: you will join our daily effort of being “in touch” so we craft brands and products to improve the lives of the world’s consumers now and in the future. We want you to inspire us with your unrivaled ideas.

We are committed to providing equal opportunities in employment. We do not discriminate against individuals on the basis of race, color, gender, age, national origin, religion, sexual orientation, gender identity or expression, marital status, citizenship, disability, veteran status, HIV/AIDS status, or any other legally protected factor.

We are looking for a self-motivated candidate with expertise in high performance digital design and system level architecture modeling to join our Heterogeneous System design team. This candidate will work closely with IME's advanced packing team and contribute to the exploration, optimization and development of multicore & multi-chip system using IME's heterogeneous integration platform.

Job Description:

Digital IC Design and system-level exploration:

• Contribute to the design and development of digital integrated circuits, ensuring they meet performance and functionality requirements.
• Emphasize a system-level perspective in the design process, considering overall system architecture and functionality.
• Incorporate Edge AI principles into digital IC designs, enabling efficient and intelligent processing at the edge of the network.
• RTL implementation for custom circuit design using Verilog/SystemVerilog
• Derive specs and implement necessary customized and highly efficient building blocks such as systolic array, data path controller, scheduler, integer and floating-point processing engine, FFT, etc which are frequency used in various computing architectures.

Simulation, Verification, and Implementation:

• Conduct thorough simulation and verification of digital designs to validate functionality and performance.
• Utilize FPGA in digital IC designs, leveraging its flexibility and reconfigurability for system emulation and architecture exploration
• Perform timing analysis and collaborate with the team to optimize designs for timing closure.
• Contribute to power analysis activities and implement power-efficient design techniques.

Publish research works in prestigious conferences and Journals such as ISSCC, VLSI Symp, A-SSCC, DAC, JSSC and TCAS-I/II.

Prepare detailed design documentation, including specifications, test plans, and reports.

Troubleshoot and debug digital IC designs with a focus on identifying and addressing system-level issues.

Bring creative and innovative solutions to design challenges, staying abreast of industry trends and emerging technologies.

Requirements:

• Master's, or Ph.D. in Electrical Engineering, Computer Engineering, or a related field. The candidate should have prior experiences in IC tape-out of digital/mixed signal SoC and system level modelling and optimization using industry standard tools from leading EDA vendors such as Cadence, Synopsis and Matlab.

We are looking for a self-motivated candidate with expertise in high performance digital design and system level architecture modeling to join our Heterogeneous System design team. This candidate will work closely with IME's advanced packing team and contribute to the exploration, optimization and development of multicore & multi-chip system using IME's heterogeneous integration platform.

Job Description:

Digital IC Design and system-level exploration:

• Contribute to the design and development of digital integrated circuits, ensuring they meet performance and functionality requirements.
• Emphasize a system-level perspective in the design process, considering overall system architecture and functionality.
• Incorporate Edge AI principles into digital IC designs, enabling efficient and intelligent processing at the edge of the network.
• RTL implementation for custom circuit design using Verilog/SystemVerilog
• Derive specs and implement necessary customized and highly efficient building blocks such as systolic array, data path controller, scheduler, integer and floating-point processing engine, FFT, etc which are frequency used in various computing architectures.

Simulation, Verification, and Implementation:

• Conduct thorough simulation and verification of digital designs to validate functionality and performance.
• Utilize FPGA in digital IC designs, leveraging its flexibility and reconfigurability for system emulation and architecture exploration
• Perform timing analysis and collaborate with the team to optimize designs for timing closure.
• Contribute to power analysis activities and implement power-efficient design techniques.

Publish research works in prestigious conferences and Journals such as ISSCC, VLSI Symp, A-SSCC, DAC, JSSC and TCAS-I/II.

Prepare detailed design documentation, including specifications, test plans, and reports.

Troubleshoot and debug digital IC designs with a focus on identifying and addressing system-level issues.

Bring creative and innovative solutions to design challenges, staying abreast of industry trends and emerging technologies.

Requirements:

• Master's, or Ph.D. in Electrical Engineering, Computer Engineering, or a related field. The candidate should have prior experiences in IC tape-out of digital/mixed signal SoC and system level modelling and optimization using industry standard tools from leading EDA vendors such as Cadence, Synopsis and Matlab.

Job Title: Design /Senior Engineer (Mechanical / Electrical / Stress)

Department: Engineering

Reports To: Engineering Manager, Project Lead

SUMMARY:

We are seeking a motivated and detail-oriented Design Engineer to join our Engineering team. In this role, you will support the engineering team in the research, design, and validation of mechanical, electrical, payload, systems, and structural designs. You will contribute to the development of engineering packages for aircraft production, retrofits, and product innovation, using established processes and design standards.

KEY RESPONSIBILITIES:

- Assist in executing design tasks, including aircraft design, mechanical/electrical/structural systems installations, assemblies, and system specifications under the supervision of senior engineers.

- Modify and maintain basic mechanical/electrical/structural systems following defined project requirements and design standards.

- Collaborate with project teams to support the development and documentation of design solutions.

- Interpret and analyze OEM installation drawings and troubleshoot basic technical issues.

- Ensure compliance with internal design standards and external regulatory requirements.

- Actively contribute to team goals and support departmental initiatives.

- Liaise with cross-functional teams to ensure project alignment.

- Domestic and international travel may be required occasionally.

QUALIFICATIONS:

To be successful in this role, you will need to meet the following criteria:

Education and Experience:

- Bachelor’s degree in Mechanical/Electrical Engineering, Aerospace Engineering, or a related field.

- Min 3 years of experience in an engineering or aviation-related role.

Core Knowledge:

- Engineering Principles: Practical understanding of engineering concepts, techniques, and technology as applied to design and production.

- Design Proficiency: Competency in Computer-Aided Design (CAD), with the ability to read and interpret technical drawings and specifications.

- Team Collaboration: Ability to work effectively within a team, accepting roles, responsibilities, and accountability.

SKILLS:

- Problem Solving: Identify and resolve complex problems, analyzing relevant information and exploring options.

- Critical Thinking: Apply logical reasoning and scientific methods to develop solutions.

- Mathematics: Strong grasp of mathematical concepts, including trigonometry, percentages, ratios, and the use of spreadsheet formulas.

- Customer Orientation: Prioritize customer needs, responding promptly and meeting high standards for both internal and external stakeholders.

- Communication: Strong verbal and written communication skills, with an ability to clearly convey technical information.

- Attention to Detail: Carefully review and analyze drawings, specifications, and project data to ensure accuracy.

- Judgment and Decision-Making: Evaluate potential courses of action and choose the most effective solution.

- Time Management: Manage time efficiently, balancing multiple tasks and priorities.

- Positive Attitude: Maintain professionalism and demonstrate a commitment to continuous skill improvement.

ADDITIONAL REQUIREMENTS:

- High attention to detail and a commitment to accuracy.

- Ability to work effectively within a team and meet assigned responsibilities.

- Proficient in using Windows-based computer systems.

- Must accurately report time worked in the company's tracking system daily.

- Willingness to pursue ongoing professional development and skill enhancement.

This is an excellent opportunity to grow in the aerospace and engineering fields, contributing to high-impact projects while developing your technical expertise.

Job Description

• Development of deep excavations monitoring and dynamic construction control software.
• Development of Land Reclamation Digital software.
• Applicate of automated construction techniques for deep excavations, such as automated monitoring, steel reinforcement actuators, and automated injection system.
• Research on refined modeling and dynamic construction control technology of NATM tunnels.
• Developed the new equipment of vibro-replacement stone column and automated construction technology, which can penetrate 15m gravel layer.
• Research on constitutive models of geotechnical materials and finite element models in soft soil.
• Plan a scheme corporate private Generative Pre-trained Transformer.

Requirements

• Min Master’s degree in Architecture Civil Engineering or equivalent
• Must possess min 7 years of relevant working experience in the construction industry of which minimum 5 years are in MRT projects
• Must possess all the training certificates required of a Construction Manager

Job Description

• Development of deep excavations monitoring and dynamic construction control software.
• Development of Land Reclamation Digital software.
• Applicate of automated construction techniques for deep excavations, such as automated monitoring, steel reinforcement actuators, and automated injection system.
• Research on refined modeling and dynamic construction control technology of NATM tunnels.
• Developed the new equipment of vibro-replacement stone column and automated construction technology, which can penetrate 15m gravel layer.
• Research on constitutive models of geotechnical materials and finite element models in soft soil.
• Plan a scheme corporate private Generative Pre-trained Transformer.

Requirements

• Min Master’s degree in Architecture Civil Engineering or equivalent
• Must possess min 7 years of relevant working experience in the construction industry of which minimum 5 years are in MRT projects
• Must possess all the training certificates required of a Construction Manager

Position Overview:

The Senior/Staff Design Engineer will be responsible for developing micro-architecture for ISP and CV related algorithms, utilizing RTL design using Verilog/System Verilog coding and HLS tools like Catapult. They will analyze metrics such as power, performance, and area to meet key objectives, collaborate with architects and DV Engineersfor efficient verification signoff, and support FPGA tasks such as emulation,validation, and debugging.

Responsibilities:

• Develop micro-architecture for ISP and CV algorithms.
• Perform RTL design using Verilog/System Verilog and HLS tools (Catapult).
• Analyze and optimize metrics like power, performance, and area.
• Cooperate with verification architects and DV engineers to ensure high quality IP delivery.
• Support backend team for SoC signoff.
• Oversee FPGA tasks including emulation, validation, and debugging.

Qualification/Requirements:

• Education: Bachelor/Master’s degree or above in Electrical/Electronics/Computer Engineering is required.
• Experience: Minimum 5yearsand aboveof experience in ASIC design. Expertise in image signal processing projects is beneficial.
• Technical Skills:
• - Advanced proficiency in HDL languages (Verilog, System Verilog).
• - In-depth knowledge of all phases of ASIC frontend design and sign-off.
• - Extensive experience in image/vision/video data processing or algorithm acceleration.
• - Proficiency in scripting languages like Python, Perl, or C/C++.
• Soft Skills: Excellent leadership, teamwork, and communication skills.
• Additional Notes:Stronganalytical skills and the ability to lead complex projects independently and within teams.

As part of IME Integrated Circuit Design and System Department, we are seeking a candidate with relevant experience in analog integrated circuit design. This candidate will contribute to developing analog circuit blocks e.g. low-power operational amplifiers, voltage/current references, and voltage regulators based on thorough topology analysis. This candidate will work closely with other team members for the circuit design, test verification, as well as system integration and validation for a broad range of innovative sensor systems.

Role & Responsibilities

• Circuit schematic design and simulation, layout supervision, pre-tapeout design verification, test plan development and chip measurement
• Work together with teams to investigate novel circuit/system solutions to create new inventions

Requirements

• Bachelor’s / Master’s degree in Electronic Engineering
• Good understanding of CMOS analog IC design methodologies
• Familiar with analog IC design and verification flow
• Industry experience would be a plus
• Familiar with the IC test equipment such as oscilloscope, spectrum analyzer, etc.
• Able to generate high-quality scientific publications and patents
• Team player, quick learner and self-driven

As part of IME Integrated Circuit Design and System Department, we are seeking a candidate with relevant experience in analog integrated circuit design. This candidate will have the opportunity to develop unconventional ultrasound transducer drivers, receiver circuits for IoT and biomedical applications as well as cutting-edge high-speed analog circuits for advanced optical communication.

Role & Responsibilities

• Design and tapeout circuit blocks e.g. high linearity low-noise amplifier, variable gain amplifier, envelop detector, and high voltage driver for MEMS ultrasound transducers.
• Work together with team on system integration and demonstration.
• Work together with team to investigate novel circuit/system solutions to create new inventions.

Requirements

• Master’s / PhD degree in Electrical Engineering or equivalent
• Minimum 2 years of transistor-level analog circuit design experience
• Good understanding of CMOS analog IC design methodologies and successful tapeout experience
• Familiar with analog IC design and verification flow
• Design experience with high voltage BCD process would be a plus
• Familiar with the IC test equipment such as oscilloscope, spectrum analyzer, etc.
• Able to generate high-quality scientific publications and patents
• Team player, quick learner and self-driven

• Manage all accounting transactions
• Prepare budget forecasts
• Publish financial statements in time
• Handle monthly, quarterly and annual closings
• Reconcile accounts payable and receivable
• Ensure timely bank payments
• Compute taxes and prepare tax returns
• Manage balance sheets and profit/loss statements
• Report on the company’s financial health and liquidity
• Audit financial transactions and documents
• Reinforce financial data confidentiality and conduct database backups when necessary
• Comply with financial policies and regulations

• Plan and coordinate administrative procedures and systems and devise ways to streamline processes
• Recruit and train personnel and allocate responsibilities and office space
• Assess staff performance and provide coaching and guidance to ensure maximum efficiency
• Ensure the smooth and adequate flow of information within the company to facilitate other business operations
• Manage schedules and deadlines
• Monitor inventory of office supplies and the purchasing of new material with attention to budgetary constraints
• Monitor costs and expenses to assist in budget preparation
• Oversee facilities services, maintenance activities and tradespersons (e.g electricians)
• Organize and supervise other office activities (recycling, renovations, event planning etc.)
• Ensure operations adhere to policies and regulations
• Keep abreast with all organizational changes and business developments

As part of IME Integrated Circuit Design and System Department, we are seeking a candidate with relevant experience in analog integrated circuit design. This candidate will contribute to developing analog circuit blocks e.g. low-power operational amplifiers, voltage/current references, and voltage regulators based on thorough topology analysis. This candidate will work closely with other team members for the circuit design, test verification, as well as system integration and validation for a broad range of innovative sensor systems.

Role & Responsibilities

• Circuit schematic design and simulation, layout supervision, pre-tapeout design verification, test plan development and chip measurement
• Work together with teams to investigate novel circuit/system solutions to create new inventions

Requirements

• Bachelor’s / Master’s degree in Electronic Engineering
• Good understanding of CMOS analog IC design methodologies
• Familiar with analog IC design and verification flow
• Industry experience would be a plus
• Familiar with the IC test equipment such as oscilloscope, spectrum analyzer, etc.
• Able to generate high-quality scientific publications and patents
• Team player, quick learner and self-driven

As part of IME Integrated Circuit Design and System Department, we are looking for a candidate with relevant experience in ultrasound imaging system design. This candidate will define an ultrasound transducer array beamformer IC architecture for imaging applications. The candidate will work closely with MEMS team on system architecture, circuit design, simulation, validation, and integration.

Role & Responsibilities

• Perform system-level beamformer architecture, design, and simulation, to derive circuit-level design specifications.
• Beamforming array optimization using AI algorithms.
• Design and implementation of beamformer algorithm in hardware.
• Work together with team to investigate novel circuit/system solutions to create new inventions.

Requirements

• Master’s / PhD degree in Electrical Engineering or equivalent
• Good understanding of ultrasound imaging systems and beamforming theories.
• Knowledge of AI algorithms and implementation will be a plus
• Familiar with IC test equipment such as oscilloscope, spectrum analyzer, etc.
• Able to generate high-quality scientific publications and patents
• Team player, quick learner and self-driven

This is an opportunity to be a key player at a company with a great reputation in IoT semiconductor technology and growing business. We are looking for experienced/senior engineers to join our team in Singapore and be involved to develop the next generation IoT/AI chips based on a revolutionary architecture.

1. Work with team to define the design of WIFI/BT related modules.
2. Develop RTL design of one or more blocks, define RTL module partition, timing requirement etc.
3. Work with multi-disciplinary groups to make sure designs are delivered on time and with highest quality by incorporating proper checks at every stage of the design process.
4. Assist with the development of company documentation and generation of patents.

Qualification

1. Master's degree in Electrical Engineering (or equivalent), with 5+ years’ industry experience.
2. Team player, with good problem solving and communication skills.
3. Proficiency in System Verilog for RTL logic design and verification.
4. Familiarity with the design of digital MAC/baseband/high-speed interface/CPU or DSP is a plus.
5. Experience in Architecture/Block definition for SOC system such as WiFi, Bluetooth and GNSS.
6. Experience in micro-architecture design, and RTL coding with Verilog, familiar with Cadence and Synopsis tools.
7. Experience in synthesis, with analysis of power, timing and area.
8. Review micro-architecture to meet specification requirements and perform Design Quality Check
9. Experience in RTL and gate level simulation, unit test, system test and EDA verification

Responsibility:

• GDS layout and mask tapeout for MEMS devices;
• Performance and robustness simulation for MEMS microphones;
• Develop simulation models for MEMS microphone package/assembly level;
• Support failure analysis by simulation
• Write invention disclosures leading to patents for new devices

Requirement:

• At least a bachelor’s degree in Electronics /Physics/Mechanical Engineering or equivalent
• Skill at FEA modelling such as COMSOL, ANAYS etc. Experience with MEMS device layout using K-layout or similar tool
• Deep understand of mechanisms of MEMS devices
• Knowledge of MEMS fabrication processes
• Good analytical and problem solving skill

We are looking for one (1) Research Fellow for research activities in the following areas:

1. Theory and computational modeling of electromagnetism in media, plasmonic systems, and metamaterials, including cavity quantum electrodynamics.
2. Inverse design in nanophotonics or quantum nanophotonics.
3. Application of plasma modeling tools like particle-in-cell and magnetohydrodynamics to plasmonic or excitonic systems.
4. Study novel optoelectronic effects in low-dimensional materials and time crystals.

The applicants should have a Master's degree (for the Senior Research Assistant position) or a Ph.D. degree (for the Research Fellow position) in Physics, Applied Physics, Engineering, or Applied Mathematics. Preference will be given to those with a strong publication record, open-minded, independent, and able to collaborate with other team members and experimental partners. Ph.D. students (graduating within 6 months) with relevant expertise are also encouraged to apply. Senior Research Assistants are expected to pursue Ph.D. degrees upon completing the contract if deemed suitable.

Technical requirements:

1. Ability to formulate physical models and solve the formulated equations analytically or numerically.
2. Strong foundation in numerical simulation, including developing and modifying existing codes to include multiple physics.
3. Solid foundation in electromagnetism, quantum mechanics, solid-state physics, material sciences, and computational methods like finite-difference-time-domain, finite-element, particle-in-cell, etc.

At Mediatek’s Memory Design Automation team, we work seamlessly with worldwide memory design team to deliver high performance, low power and small area in-house memories design kits and design flows under advanced technology nodes. We are looking for candidate to join us as memory design automation engineer for the delivery of robust memory and development of Memory Compiler automation flow.

Responsibility

1. Responsible for cutting edge technology node’s SRAM compiler design and deliver best quality of design kit.
2. Seamlessly collaborate with SRAM design and layout team to achieve highest quality of design kit delivery.
3. Responsible for data analysis and platform development of memory usage big data.
4. Responsible for physical verification (DRC/ERC/LVS/ANT/PERC) on SRAM compiler.
5. Responsible for spice simulation on timing, power and noise on SRAM compiler.
6. Responsible for QA check and development on SRAM compiler.

Requirements

1. Bachelor or Master Degree in Electrical and Electronic Engineering or Computer Engineering or Computer Science.
2. Multi-task capability and strong self-driven characteristics to meet challenging schedule.
3. Proficient with Perl, Shell, Python, C/C++ languages, knowledge with AI machine learning algorithm and infrastructure is an added advantage.
4. Strong interpersonal skills to work with team members with multi-cultural environment
5. Knowledge of high performance, low power SRAM/ROM and VLSI design is an added advantage. Experience with EDA tools will be helpful.
6. Candidate with experience is preferable.

Location: One North, Singapore

Why MediaTek?

MediaTek Incorporated (TWSE: 2454) is the world’s 5th largest global fabless semiconductor company. Joining MediaTek means becoming part of a team that powers over 2 billion ICs worldwide, enriching and enhancing everyday life. Our chipsets are integral to a wide range of products, from smartphones, mobile devices to home and IoT devices, in entertainment and multimedia products, and provide connectivity and communication solutions that keep people connected with friends and their families with access to online resources. Working at MediaTek offers you the opportunity to contribute to the world through the devices we use in our daily lives – it’s more than just a job, it’s a chance to make a meaningful impact. – Join us now!

Mediatek’s Memory Design Automation team is looking for fresh talent to join us as a modeling engineer for the development of behavioral, FPGA, timing and DFT simulation models. The role will be required to create, debug and optimize SRAM models for ASIC design flow.

The candidate must be a team player, able to communicate clearly and concisely to deliver quality work on time.

About the team:

The Mediatek’s Memory modelling team collaborates with the world-wide memory design teams to create and qualify front-end models for use in the ASIC design flow. Team members will also be expected to perform circuit design verification to ensure memory circuits robustness.

What you do:

• Develop and integrate automation code into existing memory compilers to generate models meant for ASIC design flow.
• Develop automation flow and scripts with Perl or Python.
• Execute EDA tools from vendors such as Synopsys, Mentor to verify models’ correctness.
• Stay up to date with current modeling standards and development to improve models and flows for better memory IP performance.
• Work with memory design, compiler team and DFT team and tool vendors to resolve model issues and find solutions.

What you bring:

• Must have a Bachelor’s degree or higher in Electrical Engineering, Electronics Engineering, or related discipline with at least 3 years of semiconductor industry experience.
• Have at least 3 years experience using Linux systems.
• Good understanding of verilog syntax and its various aspects, such as behavioral, RTL and synthesizable verilog is a must.
• Good understanding of liberty timing syntax.
• Good understanding of upf and system verilog.
• Knowledge and experience with EDA simulation tools such as VCS, NC is required
• Experience with EDA tools will be helpful:

o DFT: Logicvision, Tessent, Fastscan

o Synthesis: Design compiler, Genus

o Simulation tools:VCS, QuestaSim, NC

o STA tools such as PrimeTime

• Good scripting and flow automation skills, in Perl or Python.
• A team player, meticulous, able to work and learn independently are important attributes for this job.

Location: One North, Singapore

What you will do

• Develop and review test plans.
• Develop verification environment/testbench in Module/IP/SOC level.
• Develop verification IP and reference model.
• Implement test with randomization based coverage driven verification methodology.
• Implement functional and functional/code coverage closure.
• Hands-on code/debug with UVM, SystemVerilog, Verilog and SystemC.
• Low Power verification.
• Verification automation flow.

What you will bring

• Bachelor's/Master's Degree in EEE/Computer/IC design/equivalent.
• With min. of 8 years of relevant verification experiences.
• With IC/ASIC design verification experience on SOC, Ethernet, PCIe, DDR, USB, ARM CPU.
• Strong experience and debugging ability on SystemVerilog/UVM.
• Skilled in Synopsys/Cadence/Mentor Simulator and debugging flow.
• Experience on Low Power and formal verification is a plus.
• Strong in UNIX scripting with Pyhon, Perl, makefile Cshell.
• Fast learner and a good team player.
• Candidates with more years of experience will be considered for a more senior role.

About the team

Our ASIC DV Team focus on developing full and advanced verification methodology IP/SOC. You will have chance to work on challenging projects that attractive and be immersed in leading tech e.g.: WiFi, 5G, AR/VR, AI, Cloud Networking. A comprehensive program for professional development / career growth will be provided to the new joiner and he/she will have chance to learn from the best expert in this area.

In MediaTek, we promote diversity and inclusiveness. Passionate talents who love new challenges and keen on learning new technologies, do send us your cv our way today and join our multicultural team that consists of talents from all over the world!

Job Purpose:

The Art Teacher is responsible for developing each child interest in arts and the ability to express their artistic ability and creativity, to acquire knowledge and aesthetic understanding, to nurture and develop talents.

Job Responsibility:

• Prepare course materials and execute planned art curriculum lessons in group settings.
• Educate and nurture child to express artistic ability, creativity through principles of art and techniques.
• Demonstrate art techniques in activities including drawing and painting.
• Provide guidance by which children develop aesthetic concepts and appreciations.
• Guide and explain to children on proper care and use of art materials and tools.
• Adopt supportive classroom approach which facilitates positive learning and development.
• Encourage children to express their own personalities and thoughts through creative process.
• Evaluate each child’s performance and growth in knowledge and aesthetic understandings.
• Provide quality feedback on child’s development progress.
• Participate in campus events including parent meeting sessions and festive events.
• Perform any other duties and responsibilities as assigned by the Art Teacher (Supervisor).

Job Requirement:

• Possess Diploma or Bachelor degree in Arts or equivalent.
• Prior experience working in classroom setting is an added advantage.
• Candidates who are innovative, highly driven and take initiative are encouraged to apply.
• Passionate in engaging, teaching and developing children.

Working Hours (43 hours per work week):

Mon : off

Tuesday - Friday : 1.30pm - 7.30pm

Saturday and Sunday: 9.00am - 7.30pm

Looking forward on your resume. Please drop your resume to [email protected].

Regret to inform you that only shortlisted candidates will be notified.

Research Scientist for Research on Wireless Power Transfer

The hired Research Scientist will work on the research of wireless power transfer (WPT) in the Biomedical EM Lab at Singapore University of Technology and Design (http://people.sutd.edu.sg/~huangshaoying/). The contract is 1 year (renewable) for research assistants.

Project Description

The project is to investigate the electromagnetic mechanisms for a compact, efficient, and wideband antenna/radiator suitable for wireless energy harvesting (WEH)/WPT. This exploration will span both conductive and magnetoelectric (ME) antennas. Our study will consider WIFI, power from base stations, and WPT as potential power sources.

Job Scopes:

• Literature review of the research domain
• Investigations on the electromagnetic mechanisms for a compact, efficient, and wideband antenna/radiator suitable for WEH/WPT
• Designs of small antennas/radiators for WEH/WPT
• Antenna/radiator fabrications and testing
• Paper writing and documentations

Your profile

We are looking for a researcher with the following expertise and skills,

• A PhD in electrical engineering, physics, or related field
• Knowledge on EM theories microwave engineering, especially antenna theories and transmission line theories
• A background on EM modeling and simulation software (e.g., CST)
• Research or design experience on WEH/WPT and/or antenna designs
• Testing and characterization of RF/microwave devices or components
• Python/Matlab coding
• Good track record of the capacity to drive first author publications
• Good communication skills and interpersonal skills
• A good team player

For interested candidates

Interested candidate please send your CV to Huang Shaoying at [email protected]

Duties & Responsibilities:

1. Responsible for the preparations and modifications of Architectural design from concept designs through schematic design, design development and construction documentation
2. Responsible for developing solutions to the technical & design complications following Singapore’s established standards
3. Required to participate in Client liaison, authority consultation, coordination with consultants and subcontractors, and attending design and construction meetings
4. May be required to mentor and direct the work of less experienced staff/colleagues
5. To handle any other ad-hoc duties and tasks as assigned

Requirements:

1. To possess a Bachelor or Master’s Degree in Architecture, Building/Construction or equivalent
2. Experience in design management, tender documentation and contract administration
3. Experience in Architecture detail, Design development and Construction documents
4. To have at least 10 years of related working experience
5. Proficient in designing Software (AutoCAD, Sketchup, Revit, Photoshop, Illustrator, etc)

Work Location:

East (Tampines/Pasir Ris)

On behalf of the hiring company that is in the Built Environment OEM space, we are looking for suitable personnel to join them as Software Development Executives (electrical background):

Responsibilities :

• Software Design: Develop software for various vertical transportation systems, including Housing & Development Board (HDB), private, and modernisation systems. Refer to approved layout drawings, production requests, machine applications, client specifications, and electrical straight diagram drawings.
• Electrical Diagram Review: Interpret and verify electrical straight diagram drawings from the Hardware Design Department. Identify and report any inconsistencies or errors.
• Documentation and Communication: Issue notices, instructions, software documents, and contract-related materials as needed.
• Factory Support: Assist factory testing staff with job software design and technical troubleshooting during system testing.
• Design Optimisation: Ensure that software designs are cost-effective and fully comply with client specifications and project timelines.
• Error Investigation: Participate in investigating software errors and develop corrective and preventive measures. Collaborate with the Electrical Department to address any discrepancies between software and hardware designs and resolve issues before shipping the system to the site.
• Field Support: Assist system installation staff during on-site installations. Troubleshoot problems, and modify software as necessary to meet client requirements.

Requirements

• A diploma (at least 3 years) or degree in Electrical Engineering
• Familiar with programming languages such as C, C++, etc
• Familiar with schematic or single-line designs/drawings
• Able to work independently and as a team

Remuneration will be pegged to qualification and experience

Location: East (near to MRT station)

EA Licence : 22C0971 | EA Registration : R21101298

Interested applicants are invited to apply directly at the NUS Career Portal

Your application will be processed only if you apply via NUS Career Portal

We regret that only shortlisted candidates will be notified.

Job Description

Research Area: Design for an aging population.

The research associate is expected to have solid understanding of the physical and mental capabilities of elderly citizens. The task will be to determine the most important areas of physical and mental degradation that affect the quality of lives of elderly citizens as well as the remedies that have been designed to address these areas of degradation.

Qualifications

The researcher needs to have a Masters' degree with at least 2 years' relevant experience, in physiotherapy, public health, bio-medical sciences (including bio-mechanical engineering).