Staff / Principal Engineer, Technical Manager (Memory Design Automation)
1 week ago
The Job
Develop timing/power/noise characterization flow for advanced node memory compiler.
Strong focus on design automation for SRAM compiler, ..
The Job
- Develop timing/power/noise characterization flow for advanced node memory compiler.
- Strong focus on design automation for SRAM compiler, big data analysis and design verification.
- Develop memory analysis flow for PPA check.
- Design and develop the layout for integrated circuits according to electronics engineering principles, using software to create design schematics and diagrams.
The Talent
- Bachelor's Degree (with min. 8 years of relevant industry experience) /Masters Degree (with min. 6 years of relevant industry experience)/ PhD in Electrical and Electronic Engineering/Computer Engineering/Computer Science.
- Knowledge of SRAM/ROM memory functionality and high speed, low power memory design architecture.
- Experience in spice simulation and understand CMOS layout view, Verilog coding is preferable.
- Proficient in script programming with Perl or Python3.
Official account of Jobstore.