R&D Senior Staff Engineer - Design Verification (SystemVerilog-UVM)
Our client is a leading startup in the semiconductor field and a leader in designing ultra low-power microprocessors. The Singapore office houses the Regional Technology Design Center which will be driving the growth and innovation for its products.
R&D – Senior Staff Engineer – Design Verification
Responsibilities:
· Craft test plans to cons...