Principal/ Senior Staff/Staff/Design Verification Engineer
Job Description:
Responsible for IP level and/or SOC level verification.
Develop verification plan for complex digital IP from design spec, work closely with design engineers to identify important verification scenarios.
Create verification environment/testbench with Bus Functional Model (BFM) using SystemVerilog, UVM and/or S...