Design Verification Engineer
Design Verification Engineer
(Singapore and Malaysia Location)
Job Descriptions
Skills:
Skilled in Verilog, System Verilog, UVM
Experience IP Level & SOC Level Verification.
High Experience in defining block, Sub-System and SOC top level test plans.
Experienced with System Verilog assertions, code and functional coverage implementation and a...