Senior Analog IC Layout Design Engineer (16nm or below)
Responsibilities
Work with IC designers and chip leads to architect, design and optimize custom layout of standard cells.
Layout design of analog circuit blocks with attention to matching and minimizing parasitics in the layout.
Physical Verification using DRC, ERC and LVS.
Qualifications
BSEE or higher required
5+ years industry exper...