SENIOR ENGINEER, PDE PACKAGE SILICON INTEGRATION
Responsibilities
Work with package design and development teams to complete chip package interaction risk assessment.
Work with scribe designers and assembly engineers to find solutions for dicing problems and implement relevant design rules and design FMEA.
Collaborate with R&D/manufacturing wafer fabs and packaging teams to solve relev...